

# 32 Mbit (2Mb x16) UV EPROM and OTP EPROM

- 5V ± 10% SUPPLY VOLTAGE in READ OPERATION
- ACCESS TIME: 80ns
- WORD-WIDE CONFIGURABLE
- 32 Mbit MASK ROM REPLACEMENT
- LOW POWER CONSUMPTION
  - Active Current 50mA at 5MHz
  - Stand-by Current 100µA
- PROGRAMMING VOLTAGE: 12V ± 0.25V
- PROGRAMMING TIME: 50µs/word
- ELECTRONIC SIGNATURE

   Manufacturer Code: 0020h
  - Device Code: 0034h

### **DESCRIPTION**

The M27C322 is a 32 Mbit EPROM offered in the UV range (ultra violet erase). It is ideally suited for microprocessor systems requiring large data or program storage. It is organised as 2 MWords of 16 bit. The pin-out is compatible with a 32 Mbit Mask ROM.

The FDIP42W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written rapidly to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27C322 is offered in PDIP42 and SDIP42 packages.





Figure 1. Logic Diagram



November 2003 1/14

Figure 2. DIP Connections

A18 [	1	$\overline{}$	42 ] A19
A17 [	2		41 🛮 A8
A7 [	3		40 🛮 A9
A6 [	4		39 🛘 A10
A5 [	5		38 🛘 A11
A4 [			37 A12
A3 [			36 A13
A2 [			35 A14
A1 [			34 🛮 A15
A <u>0</u> [		M27C322	33 A16
Ē		WIZT COZZ	32 A20
_Vss[			31 V <sub>SS</sub>
GV <sub>PP</sub> [	1		30 DQ15
Q0 [			29 🛘 Q7
Q8 [			28 🛮 Q14
Q1 [			27 🛛 Q6
Q9 [			26 DQ13
Q2 [			25 DQ5
Q10 [			24 DQ12
Q3 [			23 <b>]</b> Q4
Q11 [	21		22 ] V <sub>CC</sub>
		Al	02157

### **DEVICE OPERATION**

The operating modes of the M27C322 are listed in the Operating Modes Table. A single power supply is required in the read mode. All inputs are TTL compatible except for VPP and 12V on A9 for the Electronic Signature.

### **Read Mode**

The M27C322 has a word-wide organization. Chip Enable  $(\overline{E})$  is the power control and should be used for device selection. Output Enable  $(\overline{G})$  is the output control and should be used to gate data to the output pins independent of device selection. Assuming that the addresses are stable, the address access time  $(t_{AVQV})$  is equal to the delay

**Table 1. Signal Names** 

A0-A20	Address Inputs
Q0-Q15	Data Outputs
Ē	Chip Enable
<del>G</del> V <sub>PP</sub>	Output Enable / Program Supply
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground

from  $\overline{E}$  to output ( $t_{ELQV}$ ). Data is available at the output after a delay of  $t_{GLQV}$  from the falling edge of  $\overline{GV}_{PP}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least  $t_{AVQV}$ - $t_{GLQV}$ .

### **Standby Mode**

The M27C322 has a standby mode which reduces the supply current from 50mA to 100 $\mu$ A. The M27C322 is placed in the standby mode by applying a CMOS high signal to the  $\overline{E}$  input.When in the standby mode, the outputs are in a high impedance state, independent of the  $\overline{G}V_{PP}$  input.

### **Two Line Output Control**

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines,  $\overline{E}$  should be decoded and used as the primary device selecting function, while  $\overline{G}V_{PP}$  should be made a common connection to all devices in the array and connected to the  $\overline{READ}$  line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature (3)	-40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-50 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> (2)	Input or Output Voltage (except A9)	–2 to 7	V
Vcc	Supply Voltage	–2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	-2 to 13.5	V
V <sub>PP</sub>	Program Supply Voltage	-2 to 14	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 3. Operating Modes** 

Mode	Ē	GV <sub>PP</sub>	А9	Q15-Q0
Read	V <sub>IL</sub>	V <sub>IL</sub>	Х	Data Out
Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	Х	Hi-Z
Program	V <sub>IL</sub> Pulse	V <sub>PP</sub>	Х	Data In
Program Inhibit	V <sub>IH</sub>	V <sub>PP</sub>	Х	Hi-Z
Standby	V <sub>IH</sub>	Х	Х	Hi-Z
Electronic Signature	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>ID</sub>	Codes

Note:  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5V$ .

**Table 4. Electronic Signature** 

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V <sub>IL</sub>	0	0	1	0	0	0	0	0	20h
Device Code	V <sub>IH</sub>	0	0	1	1	0	1	0	0	34h

Note: Outputs Q15-Q8 are set to '0'.

<sup>2.</sup> Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V with possible overshoot to V<sub>CC</sub> +2V for a period less than 20ns.

<sup>3.</sup> Depends on range.

**Table 5. AC Measurement Conditions** 

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. AC Testing Input Output Waveform




Figure 4. AC Testing Load Circuit




Table 6. Capacitance (1)  $(T_A = 25 \, ^{\circ}C, f = 1 \, MHz)$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V		10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

### System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the supplies to the devices. The supply current ICC has three segments of importance to the system designer: the standby current, the active current and the transient peaks that are produced by the falling and rising edges of  $\overline{E}$ . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device outputs. The associated transient voltage peaks can be suppressed by complying with the two line out-

put control and by properly selected decoupling capacitors. It is recommended that a 0.1  $\mu F$  ceramic capacitor is used on every device between  $V_{CC}$  and  $V_{SS}$ . This should be a high frequency type of low inherent inductance and should be placed as close as possible to the device. In addition, a 4.7  $\mu F$  electrolytic capacitor should be used between  $V_{CC}$  and  $V_{SS}$  for every eight devices. This capacitor should be mounted near the power supply connection point. The purpose of this capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Table 7. Read Mode DC Characteristics <sup>(1)</sup> ( $T_A$  = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C;  $V_{CC}$  = 5V ± 10%;  $V_{PP}$  =  $V_{CC}$ )

. , .	, , , , , , , , , , , , , , , , , , , ,						
Symbol	Parameter	Test Condition	Min	Max	Unit		
ILI	Input Leakage Current	$0v \le V_{IN} \le V_{CC}$		±1	μA		
ILO	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>		±10	μA		
laa	Supply Current	$\overline{E} = V_{IL}$ , $\overline{G}V_{PP} = V_{IL}$ , $I_{OUT} = 0$ mA, f = 8MHz		70	mA		
I <sub>CC</sub> Supply Current		$\overline{E} = V_{IL}$ , $\overline{G}V_{PP} = V_{IL}$ , $I_{OUT} = 0$ mA, f = 5MHz		50	mA		
I <sub>CC</sub> 1	Supply Current (Standby) TTL	E = V <sub>IH</sub>		1	mA		
I <sub>CC</sub> 2	Supply Current (Standby) CMOS	$\overline{E} > V_{CC} - 0.2V$		100	μA		
I <sub>PP</sub>	Program Current	$V_{PP} = V_{CC}$		10	μA		
VIL	Input Low Voltage		-0.3	0.8	V		
V <sub>IH</sub> <sup>(2)</sup>	Input High Voltage		2	V <sub>CC</sub> + 1	V		
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V		
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V		

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

2. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V.

Table 8. Read Mode AC Characteristics <sup>(1)</sup>  $(T_A = 0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC} = 5V \pm 10\%; V_{PP} = V_{CC})$ 

Symbol	Alt	Parameter	Test Condition	-80 <sup>(3)</sup>		-100		Unit
				Min	Max	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G}V_{PP} = V_{IL}$		80		100	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	GV <sub>PP</sub> = V <sub>IL</sub>		80		100	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		40		50	ns
t <sub>EHQZ</sub> (2)	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G}V_{PP}=V_{IL}$	0	40	0	40	ns
t <sub>GHQZ</sub> (2)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	40	0	40	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G}V_{PP} = V_{IL}$	5		5		ns

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub> 2. Sampled only, not 100% tested.

3. Speed obtained with High Speed AC measurement conditions.

Figure 5. Read Mode AC Waveforms




Table 9. Programming Mode DC Characteristics <sup>(1)</sup>  $(T_A = 25 \, ^{\circ}\text{C}; \, V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}; \, V_{PP} = 12 \text{V} \pm 0.25 \text{V})$ 

Symbol	Parameter Test Condition Min		Max	Unit	
ILI	Input Leakage Current	$V_{IL} \le V_{IN} \le V_{IH}$		±10	μΑ
Icc	Supply Current			50	mA
I <sub>PP</sub>	Program Current	E = V <sub>IL</sub>		50	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
V <sub>IH</sub>	Input High Voltage		2.4	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = −2.5mA	3.5		V
V <sub>ID</sub>	A9 Voltage		11.5	12.5	V

Note: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

Table 10. MARGIN MODE AC Characteristics (1)

 $(T_A = 25 \, ^{\circ}C; \, V_{CC} = 6.25V \pm 0.25V; \, V_{PP} = 12V \pm 0.25V)$ 

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>A9HVPH</sub>	t <sub>AS9</sub>	V <sub>A9</sub> High to V <sub>PP</sub> High		2		μs
tvphel	typs	V <sub>PP</sub> High to Chip Enable Low		2		μs
t <sub>A10</sub> HEH	t <sub>AS10</sub>	V <sub>A10</sub> High to Chip Enable High (Set)		1		μs
t <sub>A10LEH</sub>	t <sub>AS10</sub>	V <sub>A10</sub> Low to Chip Enable High (Reset)		1		μs
t <sub>EXA10X</sub>	t <sub>AH10</sub>	Chip Enable Transition to V <sub>A10</sub> Transition		1		μs
t <sub>EXVPX</sub>	t∨PH	Chip Enable Transition to V <sub>PP</sub> Transition		2		μs
t <sub>VPXA9X</sub>	t <sub>AH9</sub>	V <sub>PP</sub> Transition to V <sub>A9</sub> Transition		2		μs

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

Table 11. Programming Mode AC Characteristics (1)

 $(T_A = 25 \, ^{\circ}C; V_{CC} = 6.25V \pm 0.25V; V_{PP} = 12V \pm 0.25V)$ 

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Low		1		μs
t <sub>QVEL</sub>	t <sub>DS</sub>	Input Valid to Chip Enable Low		1		μs
tvchel	t <sub>VCS</sub>	V <sub>CC</sub> High to Chip Enable Low		2		μs
t <sub>VPHEL</sub>	toes	V <sub>PP</sub> High to Chip Enable Low		1		μs
typlyph	t <sub>PRT</sub>	V <sub>PP</sub> Rise Time		50		ns
tELEH	t <sub>PW</sub>	Chip Enable Program Pulse Width (Initial)		45	55	μs
tEHQX	tDH	Chip Enable High to Input Transition		2		μs
t <sub>EHVPX</sub>	toeh	Chip Enable High to VPP Transition		2		μs
typlel	t∨R	V <sub>PP</sub> Low to Chip Enable Low		1		μs
t <sub>ELQV</sub>	t <sub>DV</sub>	Chip Enable Low to Output Valid			1	μs
t <sub>EHQZ</sub> (2)	t <sub>DFP</sub>	Chip Enable High to Output Hi-Z		0	130	ns
t <sub>EHAX</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition		0		ns

Note: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

2. Sampled only, not 100% tested.


## **Programming**

When delivered (and after each erasure for UV EPROM), all bits of the M27C322 are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word. The only way to change a "0" to a "1" is by die exposition to ultravi-

olet light (UV EPROM). The M27C322 is in the programming mode when  $V_{PP}$  input is at 12.V,  $\overline{GV_{PP}}$  is at  $V_{IH}$  and  $\overline{E}$  is pulsed to  $V_{IL}$ . The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.  $V_{CC}$  is specified to be 6.25V  $\pm$  0.25V.


477

Figure 6. MARGIN MODE AC Waveforms




Note: A8 High level = 5V; A9 High level = 12V.

Figure 7. Programming and Verify Modes AC Waveforms



Note:  $\overline{G}V_{PP}$  High level = 12V.

Figure 8. Programming Flowchart



### **PRESTO III Programming Algorithm**

The PRESTO III Programming Algorithm allows the whole array to be programed with a guaranteed margin in a typical time of 100 seconds. Programming with PRESTO III consists of applying a sequence of 50µs program pulses to each word until a correct verify occurs (see Figure 8). During programing and verify operation a MARGIN MODE circuit must be activated to guarantee that each cell is programed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell.

### **Program Inhibit**

Programming of multiple M27C322s in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{GV_{PP}}$  of the parallel M27C322 may be common. A TTL low level pulse applied to a M27C322's  $\overline{E}$  input and  $V_{PP}$  at 12V, will program that M27C322. A high level  $\overline{E}$  input inhibits the other M27C322s from being programmed.

### **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{\text{GV}_{PP}}$  at  $\text{V}_{\text{IL}}.$  Data should be verified with  $t_{\text{ELQV}}$  after the falling edge of  $\overline{E}.$ 

### **Electronic Signature**

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C  $\pm$ 5°C ambient temperature range that is required when programming the M27C322. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C322, with VPP = VCC = 5V. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode.


Byte 0 (A0 =  $V_{IL}$ ) represents the manufacturer code and byte 1 (A0 =  $V_{IH}$ ) the device identifier code. For the STMicroelectronics M27C322, these two identifier bytes are given in Table 4 and can be read-out on outputs Q0 to Q7.

### **ERASURE OPERATION (applies to UV EPROM)**

The erasure characteristics of the M27C322 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C322 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C322 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C322 window to prevent unintentional erasure. The recommended erasure procedure for M27C322 is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 30 W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 30 to 40 minutes using an ultraviolet lamp with 12000 µW/cm<sup>2</sup> power rating. The M27C322 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

**5**7

**Table 12. Ordering Information Scheme** 



Note: 1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.


**Table 13. Revision History** 

Date	Revision Details
July 1999	First Issue
24-Feb-2000	Programming Time changed Programming Flowchart changed (Figure 8) Presto III Programming Algorithm paragraph changed
04-Apr-2000	-40 to 85 °C and -40 to 125 °C temperature ranges added (Table 7, 8 and 12) 80ns speed class in High Speed AC measurement conditions
20-Sep-2000	AN620 Reference removed
29-Nov-2000	Note changed (Figure 7)
27-Feb-2001	SDIP42 Package added (Figure 11, Table 16)
27-Nov-2003	FDIP42W package lens changed

Table 14. FDIP42W - 42 pin Ceramic Frit-seal DIP, with window (0.370" x 0.450"), Package Mechanical Data

Symbol	millimeters			inches		
	Тур	Min	Max	Тур	Min	Max
А			5.71			0.225
A1		0.50	1.78		0.020	0.070
A2		3.90	5.08		0.154	0.200
В		0.40	0.55		0.016	0.022
B1		1.27	1.52		0.050	0.060
С		0.22	0.31		0.009	0.012
D			54.81			2.158
D2	50.80	_	-	2.000	_	_
E	15.24			0.600		
E1		14.50	14.90		0.571	0.587
е		2.29	2.79		0.090	0.110
eA		15.40	15.80		0.606	0.622
eB		16.17	18.32		0.637	0.721
K		9.32	9.47		0.367	0.373
K1		11.30	11.55		0.445	0.455
L		3.18	4.10		0.125	0.161
S		1.52	2.49		0.060	0.098
α		4°	15°		4°	15°
N	42			42		

Figure 9. FDIP42W - 42 pin Ceramic Frit-seal DIP, with window (0.370" x 0.450"), Package Outline




Note: Drawing is not to scale.

Table 15. PDIP42 - 42 pin Plastic DIP, 600 mils width, Package Mechanical Data

Symbol	millimeters			inches			
	Тур	Min	Max	Тур	Min	Max	
А		_	5.08		_	0.200	
A1		0.25	-		0.010	-	
A2		3.56	4.06		0.140	0.160	
В		0.38	0.53		0.015	0.021	
B1		1.27	1.65		0.050	0.065	
С		0.20	0.36		0.008	0.014	
D		52.20	52.71		2.055	2.075	
D2	50.80	_	_	2.000	_	-	
E	15.24	_	_	0.600	_	_	
E1		13.59	13.84		0.535	0.545	
e1	2.54	_	-	0.100	_	_	
eA	14.99	_	_	0.590	_	_	
eB		15.24	17.78		0.600	0.700	
L		3.18	3.43		0.125	0.135	
S		0.86	1.37		0.034	0.054	
α		0°	10°		0°	10°	
N	42			42			

Figure 10. PDIP42 - 42 pin Plastic DIP, 600 mils width, Package Outline




Note: Drawing is not to scale.

Table 16. SDIP42 - 42 pin Shrink Plastic DIP, 600 mils width, Package Mechanical Data

Symbol	millimeters			inches		
	Тур	Min	Max	Тур	Min	Max
А			5.08			0.200
A1		0.51			0.020	
A2	3.81	3.05	4.57	0.150	0.120	0.180
b	0.46	0.38	0.56	0.018	0.015	0.022
b2	1.02	0.89	1.14	0.040	0.035	0.045
С	0.25	0.23	0.38	0.010	0.009	0.015
D	36.83	36.58	37.08	1.450	1.440	1.460
е	1.78	_	-	0.070	_	_
E		15.24	16.00		0.600	0.630
E1	13.72	12.70	14.48	0.540	0.500	0.570
eA	15.24	_	-	0.600	_	_
eB			18.54			0.730
L	3.30	2.54	3.56	0.130	0.100	0.140
S	0.64			0.025		
N	42			42		

Figure 11. SDIP42 - 42 pin Shrink Plastic DIP, 600 mils width, Package Outline



Note: Drawing is not to scale.

**57** 

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.