

M95256 M95128

256/128 Kbit Serial SPI Bus EEPROM With High Speed Clock

PRELIMINARY DATA

- SPI Bus Compatible Serial Interface
- Supports Positive Clock SPI Modes
- 5 MHz Clock Rate (maximum)
- Single Supply Voltage:
 - 4.5V to 5.5V for M95xxx
 - 2.7V to 3.6V for M95xxx-V
 - 2.5V to 5.5V for M95xxx-W
 - 1.8V to 3.6V for M95xxx-R
- Status Register
- Hardware and Software Protection of the Status Register
- BYTE and PAGE WRITE (up to 64 Bytes)
- Self-Timed Programming Cycle
- Resizeable Read-Only EEPROM Area
- Enhanced ESD Protection
- 100,000 Erase/Write Cycles (minimum)
- 40 Year Data Retention (minimum)

DESCRIPTION

These SPI-compatible electrically erasable programmable memory (EEPROM) devices are organized as 32K x 8 bits (M95256) and 16K x 8 bits (M95128), and operate down to 2.7 V (for the

Table 1. Signal Names

С	Serial Clock
D	Serial Data Input
Q	Serial Data Output
S	Chip Select
W	Write Protect
HOLD	Hold
V _{CC}	Supply Voltage
V _{SS}	Ground





Figure 1. Logic Diagram



March 2000 1/21

Figure 2A. DIP Connections






Figure 2C. TSSOP Connections



Note: 1. NC = Not Connected

Figure 2B. SO Connections



-V version), 2.5 V (for the -W version), and down to 1.8 V (for the -R version of each device).

The M95256 and M95128 are available in Plastic Dual-in-Line, Plastic Small Outline and Thin Shrink Small Outline packages.

Each memory device is accessed by a simple serial interface that is SPI bus compatible. The bus signals are C, D and Q, as shown in Table 1 and Figure 3.

The device is selected when the chip select input (\overline{S}) is held low. Communications with the chip can be interrupted using the hold input (HOLD).

Table 2. Absolute Maximum Ratings ¹

Symbol	Parameter		Value	Unit
T _A	Ambient Operating Temperature		-40 to 125	°C
T _{STG}	Storage Temperature		-65 to 150	°C
T _{LEAD}	Lead Temperature during Soldering	PSDIP8: 10 sec SO8: 40 sec TSSOP14: t.b.c.	260 215 t.b.c.	°C
Vo	Output Voltage Range		-0.3 to V _{CC} +0.6	V
Vı	Input Voltage Range		-0.3 to 6.5	V
V _{CC}	Supply Voltage Range		-0.3 to 6.5	V
V _{ESD}	Electrostatic Discharge Voltage (Human E	4000	V	

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the ST SURE Program and other relevant quality documents.

2. MIL-STD-883C, 3015.7 (100 pF, 1500 Ω)




Figure 3. Microcontroller and Memory Devices on the SPI Bus

SIGNAL DESCRIPTION

Serial Output (Q)

The output pin is used to transfer data serially out of the Memory. Data is shifted out on the falling edge of the serial clock.

Serial Input (D)

The input pin is used to transfer data serially into the device. Instructions, addresses, and the data to be written, are each received this way. Input is latched on the rising edge of the serial clock.

Serial Clock (C)

The serial clock provides the timing for the serial interface (as shown in Figure 4). Instructions, addresses, or data are latched, from the input pin, on the rising edge of the clock input. The output data on the Q pin changes state after the falling edge of the clock input.

Chip Select (S)

When \overline{S} is high, the memory device is deselected, and the Q output pin is held in its high impedance state. Unless an internal write operation is underway, the memory device is placed in its stand-by power mode.

After power-on, a high-to-low transition on \overline{S} is required prior to the start of any operation.

Write Protect (W)

The protection features of the memory device are summarized in Table 3.

The hardware write protection, controlled by the \overline{W} pin, restricts write access to the Status Register

(though not to the WIP and WEL bits, which are set or reset by the device internal logic).

Bit 7 of the status register (as shown in Table 5) is the Status Register Write Disable bit (SRWD). When this is set to 0 (its initial delivery state) it is possible to write to the status register if the WEL bit (Write Enable Latch) has been set by the WREN instruction (irrespective of the level being applied to the \overline{W} input).

When bit 7 (SRWD) of the status register is set to 1, the ability to write to the status register depends on the logic level being presented at pin \overline{W} :


- If W pin is high, it is possible to write to the status register, after having set the WEL bit using the WREN instruction (Write Enable Latch).
- If W pin is low, any attempt to modify the status register is ignored by the device, even if the WEL bit has been set. As a consequence, all the data bytes in the EEPROM area, protected by the BPn bits of the status register, are also hardware protected against data corruption, and appear as a Read Only EEPROM area for the microcontroller. This mode is called the Hardware Protected Mode (HPM).

It is possible to enter the Hardware Protected Mode (HPM) either by setting the SRWD bit after pulling low the \overline{W} pin, or by pulling low the \overline{W} pin after setting the SRWD bit.

The only way to abort the Hardware Protected Mode, once entered, is to pull high the \overline{W} pin.

If \overline{W} pin is permanently tied to the high level, the Hardware Protected Mode is never activated, and

Figure 4. Data and Clock Timing



the memory device only allows the user to protect a part of the memory, using the BPn bits of the status register, in the Software Protected Mode (SPM).

Hold (HOLD)

The $\overline{\text{HOLD}}$ pin is used to pause the serial communications between the SPI memory and controller, without losing bits that have already been decoded in the serial sequence. For a hold condition to occur, the memory device must already have been selected $(\overline{S} = 0)$. The hold condition starts when the HOLD pin is held low while the clock pin (C) is also low (as shown in Figure 5).

During the hold condition, the Q output pin is held in its high impedance state, and the levels on the input pins (D and C) are ignored by the memory device.

It is possible to deselect the device when it is still in the hold state, thereby resetting whatever transfer had been in progress. The memory remains in the hold state as long as the HOLD pin is low. To restart communication with the device, it is necessary both to remove the hold condition (by taking HOLD high) and to select the memory (by taking \overline{S} low).

OPERATIONS

All instructions, addresses and data are shifted serially in and out of the chip. The most significant bit is presented first, with the data input (D) sampled on the first <u>rising</u> edge of the clock (C) after the chip select (\overline{S}) goes low.

Every instruction starts with a single-byte code, as summarized in Table 4. This code is entered via the data input (D), and latched on the rising edge of the clock input (C). To enter an instruction code, the product must have been previously selected (\overline{S} held low). If an invalid instruction is sent (one not contained in Table 4), the chip automatically deselects itself.

Write Enable (WREN) and Write Disable (WRDI)

The write enable latch, inside the memory device, must be set prior to each WRITE and WRSR operation. The WREN instruction (write enable) sets this latch, and the WRDI instruction (write disable) resets it.

The latch becomes reset by any of the following events:

- Power on
- WRDI instruction completion
- WRSR instruction completion
- WRITE instruction completion.

Table 3. Write Protection Control on the M95256 and M95128

W	SRWD	Mode	Status Daniston	Data Bytes			
VV	Bit	Wode	ode Status Register Protected Area		Unprotected Area		
0 or 1	0	Software Protected	Writeable (if the WREN instruction has set the	Software write protected by the BPn of the status	Writeable (if the WREN instruction has set the		
1	1	(SPM)	WEL bit)	register	WEL bit)		
0	1	Hardware Protected (HPM)	Hardware write protected	Hardware write protected by the BPn bits of the status register	Writeable (if the WREN instruction has set the WEL bit)		







Figure 6. Block Diagram



Note: 1. The cell *An* represents the byte at the highest address in the memory

57

Table 4. Instruction Set

Instruc tion	Description	Instruction Format
WREN	Set Write Enable Latch	0000 0110
WRDI	Reset Write Enable Latch	0000 0100
RDSR	Read Status Register	0000 0101
WRSR	Write Status Register	0000 0001
READ	Read Data from Memory Array	0000 0011
WRITE	Write Data to Memory Array	0000 0010

Table 5. Status Register Format



Note: 1. SRWD, BP0 and BP1 are Read and write bits.

2. WEL and WIP are Read only bits.

As soon as the WREN or WRDI instruction is received, the memory device first executes the instruction, then enters a wait mode until the device is deselected.

Read Status Register (RDSR)

The RDSR instruction allows the status register to be read, and can be sent at any time, even during a Write operation. Indeed, when a Write is in progress, it is recommended that the value of the Write-In-Progress (WIP) bit be checked. The value in the WIP bit (whose position in the status register is shown in Table 5) can be continuously polled, before sending a new WRITE instruction, using the timing shown in Figure 7. The Write-In-Process (WIP) bit is read-only, and indicates whether the memory is busy with a Write operation. A '1' indicates that a write is in progress, and a '0' that no write is in progress.

The Write Enable Latch (WEL) bit indicates the status of the write enable latch. It, too, is read-only.

Its value can only be changed by one of the events listed in the previous paragraph, or as a result of executing WREN or WRDI instruction. It cannot be changed using a WRSR instruction. A '1' indicates that the latch is set (the forthcoming Write instruction will be executed), and a '0' that it is reset (and any forthcoming Write instructions will be ignored).

The Block Protect (BP0 and BP1) bits indicate the amount of the memory that is to be write-protected. These two bits are non-volatile. They are set using a WRSR instruction.

During a Write operation (whether it be to the memory area or to the status register), all bits of the status register remain valid, and can be read using the RDSR instruction. However, during a Write operation, the values of the non-volatile bits (SRWD, BP0, BP1) become frozen at a constant value. The updated value of these bits becomes available when a new RDSR instruction is executed, after completion of the write cycle. On the other hand, the two read-only bits (WEL, WIP) are dynamically updated during internal write cycles. Using this facility, it is possible to poll the WIP bit to detect the end of the internal write cycle.

Write Status Register (WRSR)

The format of the WRSR instruction is shown in Figure 8. After the instruction and the eight bits of the status register have been latched-in, the internal Write cycle is triggered by the rising edge of the \overline{S} line. This must occur before the rising edge of the 17th clock pulse (as indicated in Figure 14), otherwise the internal write sequence is not performed.

The WRSR instruction is used for the following:

- to select the size of memory area that is to be write-protected
- to select between SPM (Software Protected Mode) and HPM (Hardware Protected Mode).

Figure 7. RDSR: Read Status Register Sequence




Table 6. Write Protected Block Size

Status Re	gister Bits	Protected Block	Array Addresses Protected			
BP1	BP0	Protected block	M95256	M95128		
0	0	none	none	none		
0	1	Upper quarter	6000h - 7FFFh	3000h - 3FFFh		
1	0	Upper half	4000h - 7FFFh	2000h - 3FFFh		
1	1	Whole memory	0000h - 7FFFh	0000h - 3FFFh		

The size of the write-protection area applies equally in SPM and HPM. The BP1 and BP0 bits of the status register have the appropriate value (see Table 6) written into them after the contents of the protected area of the EEPROM have been written.

The initial delivery state of the BP1 and BP0 bits is 00, indicating a write-protection size of 0.

Software Protected Mode (SPM)

The act of writing a non-zero value to the BP1 and BP0 bits causes the Software Protected Mode (SPM) to be started. All attempts to write a byte or page in the protected area are ignored, even if the Write Enable Latch is set. However, writing is still allowed in the unprotected area of the memory array and to the SRWD, BP1 and BP0 bits of the status register, provided that the WEL bit is first set

Hardware Protected Mode (HPM)

The Hardware Protected Mode (HPM) offers a higher level of protection, and can be selected by setting the SRWD bit after pulling down the \overline{W} pin or by pulling down the \overline{W} pin after setting the SRWD bit. The SRWD is set by the WSR instruction, provided that the WEL bit is first set.

The setting of the SRWD bit can be made independently of, or at the same time as, writing a new value to the BP1 and BP0 bits.

Once the device is in the Hardware Protected Mode, the data bytes in the protected area of the memory array, and the content of the status register, are write-protected. The only way to reenable writing new values to the status register is to pull the \overline{W} pin high. This cause the device to leave the Hardware Protected Mode, and to revert to being in the Software Protected Mode. (The value in the BP1 and BP0 bits will not have been changed).

Further details of the operation of the Write Protect pin (\overline{W}) is given earlier, on page 3.

Typical Use of HPM and SPM

The \overline{W} pin can be dynamically driven by an output port of a microcontroller. It is also possible, though, to connect it permanently to V_{SS} (by a solder connection, or through a pull-down resistor). The manufacturer of such a printed circuit board can take the memory device, still in its initial delivery state, and can solder it directly on to the board. After power on, the microcontroller can be instructed to write the protected data into the

Figure 8. WRSR: Write Status Register Sequence





Figure 9. Read EEPROM Array Operation Sequence



Note: 1. Depending on the memory size, as shown in Table 7, the most significant address bits are Don't Care.

Table 7. Address Range Bits

Device	M95256	M95128		
Address Bits	A14-A0	A13-A0		

Note: 1. b15 is Don't Care on the M95256 series. b15 and b14 are Don't Care on the M95128 series.

appropriate area of the memory. When it has finished, the appropriate values are written to the BP1, BP0 and SRWD bits, thereby putting the device in the hardware protected mode.

An alternative method is to write the protected data, and to set the BP1, BP0 and SRWD bits, before soldering the memory device to the board. Again, this results in the memory device being placed in its hardware protected mode.

If the \overline{W} pin has been connected to V_{SS} by a pull-down resistor, the memory device can be taken

out of the hardware protected mode by driving the W pin high, to override the pull-down resistor.

If the \overline{W} pin has been directly soldered to V_{SS}, there is only one way of taking the memory device out of the hardware protected mode: the memory device must be de-soldered from the board, and connected to external equipment in which the \overline{W} pin is allowed to be taken high.

Read Operation

The chip is first selected by holding \overline{S} low. The serial one byte read instruction is followed by a two byte address (A15-A0), each bit being latched-in during the rising edge of the clock (C).

The data stored in the memory, at the selected address, is shifted out on the Q output pin. Each bit is shifted out during the falling edge of the clock (C) as shown in Figure 9. The internal address counter is automatically incremented to the next higher address after each byte of data has been shifted out. The data stored in the memory, at the

Figure 10. Write Enable Latch Sequence




Figure 11. Byte Write Operation Sequence

S

C

INSTRUCTION

INSTRUCTI


Note: 1. Depending on the memory size, as shown in Table 7, the most significant address bits are Don't Care.

next address, can be read by successive clock pulses. When the highest address is reached, the address counter rolls over to "0000h", allowing the read cycle to be continued indefinitely. The read operation is terminated by deselecting the chip. The chip can be deselected at any time during data output. If a read instruction is received during

a write cycle, it is rejected, and the memory device deselects itself.

Byte Write Operation

Before any write can take place, the WEL bit must be set, using the WREN instruction. The write state is entered by selecting the chip, issuing three



Note: 1. Depending on the memory size, as shown in Table 7, the most significant address bits are Don't Care.

bytes of instruction and address, and one byte of data. Chip Select (\$\overline{S}\$) must remain low throughout the operation, as shown in Figure 11. The product must be deselected just after the eighth bit of the data byte has been latched in, otherwise the write process is cancelled. As soon as the memory device is deselected, the self-timed internal write cycle is initiated. While the write is in progress, the status register may be read to check the status of the SRWD, BP1, BP0, WEL and WIP bits. In particular, WIP contains a '1' during the self-timed write cycle, and a '0' when the cycle is complete, (at which point the write enable latch is also reset).

Page Write Operation

A maximum of 64 bytes of data can be written during one Write time, t_W , provided that they are all to the same page (see Figure 6). The Page Write operation is the same as the Byte Write operation, except that instead of deselecting the device after the first byte of data, up to 63 additional bytes can be shifted in (and then the device is deselected after the last byte).

Any address of the memory can be chosen as the first address to be written. If the address counter reaches the end of the page (an address of the form xxxx xx11 1111) and the clock continues, the counter rolls over to the first address of the same page (xxxx xx00 0000) and over-writes any previously written data.

As before, the Write cycle only starts if the \overline{S} transition occurs just after the eighth bit of the last data byte has been received, as shown in Figure 12.

Table 8. Initial Status Register Format

b7							b0
0	0	0	0	0	0	0	0

Table 9. AC Measurement Conditions

Input Rise and Fall Times	≤ 50 ns
Input Pulse Voltages	0.2V _{CC} to 0.8V _{CC}
Input and Output Timing Reference Voltages	0.3V _{CC} to 0.7V _{CC}
Output Load	C _L = 100 pF

Note: 1. Output Hi-Z is defined as the point where data is no longer driven.

DATA PROTECTION AND PROTOCOL SAFETY

To protect the data in the memory from inadvertent corruption, the memory device only responds to correctly formulated commands. The main security measures can be summarized as follows:

- The WEL bit is reset at power-up.
- S must rise after the eighth clock count (or multiple thereof) in order to start a non-volatile write cycle (in the memory array or in the status register).
- Accesses to the memory array are ignored during the non-volatile programming cycle, and the programming cycle continues unaffected.
- After execution of a WREN, WRDI, or RDSR instruction, the chip enters a wait state, and waits to be deselected.
- Invalid \overline{S} and \overline{HOLD} transitions are ignored.

POWER ON STATE

After power-on, the memory device is in the following state:

- low power stand-by state
- deselected (after power-on, a high-to-low transition is required on the \overline{S} input before any operations can be started).
- not in the hold condition
- the WEL bit is reset
- the SRWD, BP1 and BP0 bits of the status register are un-changed from the previous power-down (they are non-volatile bits).

INITIAL DELIVERY STATE

The device is delivered with the memory array in a fully erased state (all data set at all "1's" or FFh). The status register bits are initialized to 00h, as shown in Table 8.

Figure 13. AC Testing Input Output Waveforms




Table 10. Input Parameters¹ ($T_A = 25 \, ^{\circ}\text{C}$, $f = 5 \, \text{MHz}$)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
Соит	Output Capacitance (Q)			8	pF
C _{IN}	Input Capacitance (other pins)			6	pF

Note: 1. Sampled only, not 100% tested.

Table 11. DC Characteristics $\begin{array}{l} (T_A=0 \text{ to } 70 \text{ °C}, -40 \text{ to } 85 \text{ °C or } -40 \text{ to } 125 \text{ °C}; V_{CC}=4.5 \text{ to } 5.5 \text{ V}) \\ (T_A=0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC}=2.7 \text{ to } 3.6 \text{ V}) \\ (T_A=0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC}=2.5 \text{ to } 5.5 \text{ V}) \\ (T_A=0 \text{ to } 70 \text{ °C or } -20 \text{ to } 85 \text{ °C}; V_{CC}=1.8 \text{ to } 3.6 \text{ V}) \end{array}$

Symbol	Parameter	Voltage Range	Temp. Range	Test Condition	Min.	Max.	Unit
ILI	Input Leakage Current	all	all			± 2	μA
I _{LO}	Output Leakage Current	all	all			± 2	μA
		4.5-5.5	6	$C = 0.1 V_{CC}/0.9. V_{CC}$ at 5 MHz, $V_{CC} = 5 V, Q = open$		4	mA
l	Supply Current	4.5-5.5	3	$C = 0.1 V_{CC}/0.9. V_{CC}$ at 2 MHz, $V_{CC} = 5 V, Q = open$		4	mA
Icc	Зарру Сапен	2.7-3.6	6	$C = 0.1 \text{ V}_{CC}/0.9. \text{ V}_{CC} \text{ at 5 MHz},$ $\text{V}_{CC} = 2.7 \text{ V}, \text{ Q} = \text{open}$		3	mA
		2.5-5.5	6	$C = 0.1 V_{CC}/0.9. V_{CC}$ at 2 MHz, $V_{CC} = 2.5 V, Q = open$		2	mA
		1.8-3.6	5	$C = 0.1 \text{ V}_{CC}/0.9. \text{ V}_{CC} \text{ at 1 MHz},$ $\text{V}_{CC} = 1.8 \text{ V}, \text{ Q} = \text{open}$		2	mA
		4.5-5.5	6	$\overline{S} = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 5$ V		10	μA
I _{CC1}	Supply Current (Stand-by)	4.5-5.5	3	$\overline{S} = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 5$ V		20	μΑ
		2.7-3.6	6	$\overline{S} = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 2.7$ V		2	μΑ
		2.5-5.5	6	$\overline{S} = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 2.5$ V		2	μΑ
		1.8-3.6	5	$\overline{S} = V_{CC}$, $V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = 1.8 \text{ V}$		1	μΑ
V_{IL}	Input Low Voltage	all	all		- 0.3	0.3 V _{CC}	V
V_{IH}	Input High Voltage	all	all		0.7 V _{CC}	V _{CC} +1	V
		4.5-5.5	6	$I_{OL} = 2 \text{ mA}, V_{CC} = 5 \text{ V}$		0.4	V
v. 1	Output Low	4.5-5.5	3	$I_{OL} = 2 \text{ mA}, V_{CC} = 5 \text{ V}$		0.4	V
V _{OL} ¹	Voltage	2.7-3.6	6	$I_{OL} = 1.5 \text{ mA}, V_{CC} = 2.7 \text{ V}$		0.4	V
		2.5-5.5	6	$I_{OL} = 1.5 \text{ mA}, V_{CC} = 2.5 \text{ V}$		0.4	V
		1.8-3.6	5	$I_{OL} = 0.15 \text{ mA}, V_{CC} = 1.8 \text{ V}$		0.3	V
		4.5-5.5	6	$I_{OH} = -2 \text{ mA}, V_{CC} = 5 \text{ V}$	0.8 V _{CC}		V
v 1	Output High	4.5-5.5	3	$I_{OH} = -2 \text{ mA}, V_{CC} = 5 \text{ V}$	0.8 V _{CC}		V
V _{OH} ¹	Voltage	2.7-3.6	6	$I_{OH} = -0.4 \text{ mA}, V_{CC} = 2.7 \text{ V}$	0.8 V _{CC}		V
		2.5-5.5	6	$I_{OH} = -0.4 \text{ mA}, V_{CC} = 2.5 \text{ V}$	0.8 V _{CC}		V
		1.8-3.6	5	$I_{OH} = -0.1 \text{ mA}, V_{CC} = 1.8 \text{ V}$	0.8 V _{CC}		٧

Note: 1. For all 5V range devices, the device meets the output requirements for both TTL and CMOS standards.

Table 12A. AC Characteristics

		Parameter					
Symbol	Alt.		T _A =0 to	to 5.5 V 70°C or 85°C		to 5.5 V to 125°C	Unit
			Min	Max	Min	Max	
$f_{\mathbb{C}}$	f _{SCK}	Clock Frequency	D.C.	5	D.C.	2	MHz
tslch	tcss ₁	S Active Setup Time	90		200		ns
tshch	t _{CSS2}	S Not Active Setup Time	90		200		ns
tshsl	tcs	S Deselect Time	100		200		ns
tchsh	tcsh	S Active Hold Time	90		200		ns
t _{CHSL}		S Not Active Hold Time	90		200		ns
t _{CH} ¹	t _{CLH}	Clock High Time	90		200		ns
t _{CL} 1	t _{CLL}	Clock Low Time	90		200		ns
t _{CLCH} ²	t _{RC}	Clock Rise Time		1		1	μs
t _{CHCL} ²	t _{FC}	Clock Fall Time		1		1	μs
tDVCH	t _{DSU}	Data In Setup Time	20		40		ns
t _{CHDX}	t _{DH}	Data In Hold Time	30		50		ns
t _{DLDH} ²	t _{RI}	Data In Rise Time		1		1	μs
t _{DHDL} ²	t _{FI}	Data In Fall Time		1		1	μs
tннсн		Clock Low Hold Time after HOLD not Active	70		140		ns
tHLCH		Clock Low Hold Time after HOLD Active	40		90		ns
tCHHL		Clock High Set-up Time before HOLD Active	60		120		ns
tсннн		Clock High Set-up Time before HOLD not Active	60		120		ns
tsHQZ ²	t _{DIS}	Output Disable Time		100		250	ns
t _{CLQV}	t _V	Clock Low to Output Valid		60		150	ns
t _{CLQX}	t _{HO}	Output Hold Time	0		0		ns
t _{QLQH} ²	t _{RO}	Output Rise Time		50		100	ns
t _{QHQL} ²	t _{FO}	Output Fall Time		50		100	ns
t _{HHQX} ²	t_{LZ}	HOLD High to Output Low-Z		50		100	ns
t _{HLQZ} 2	t _{HZ}	HOLD Low to Output High-Z		100		250	ns
t _W	t _{WC}	Write Time		10		10	ms

47/ 12/21

Note: 1. t_{CH} + t_{CL} ≥ 1 / f_C.
2. Value guaranteed by characterization, not 100% tested in production.

Table 12B. AC Characteristics

Symbol Alt. Parameter 2 y y 1 y 2 y 1 y 2 y 1 y 2 y 1 y 2 y 1 y 2 y 1 y 2 y 1 y 2 y 2					56-V / 28-V	M9529 M951		M952 M951		
Fig. Fig. Fig. Clock Frequency D.C. 5 D.C. 2 D.C. 1 MHz	Symbol			2.7 to T _A =0 to	2.7 to 3.6 V T _A =0 to 70°C		5.5 V o 70°C	1.8 to 3.6 V T _A =0 to 70°C		Unit
SEICH COST SEACTIVE SETUP TIME 90 200 400 60 60 60 60 60 60				Min	Max	Min	Max	Min	Max	
Shich 1cSs2 \$\bar{S}\$ Not Active Setup Time 90 200 400 ns 15	f _C	fsck	Clock Frequency	D.C.	5	D.C.	2	D.C.	1	MHz
ISHSL tcs S Deselect Time 100 200 300 ns tcHSH tcsH S Active Hold Time 90 200 400 ns tcHSL S Not Active Hold Time 90 200 400 ns tcHH tcLH Clock High Time 90 200 400 ns tcLL¹ tcLL Clock Low Time 90 200 400 ns tcLCL² tcL Clock Rise Time 90 200 400 ns tcLCL² trC Clock Rise Time 0.05 1 1 1 μs tcHCL² trC Data In Setup Time 20 40 60 ns tcHDD Data In Fall Time 20 40 60 ns tDHDH² trI Data In Fall Time 0.05 1 1 μs tDHDL² trI Data In Fall Time 0.05 1 1 μs thHCH Clock Low Hold Time after HOLD Active	t _{SLCH}	t _{CSS1}	S Active Setup Time	90		200		400		ns
tchsh tcsh \$\overline{5}\$ Active Hold Time 90 200 400 ns tchsl \$\overline{5}\$ Not Active Hold Time 90 200 400 ns tch 1 tch Clock High Time 90 200 400 ns tch 1 tch Cl Clock Low Time 90 200 400 ns tch 2 1 tch Cl Clock Rise Time 90 200 400 ns tch 2 2 tch Cl Clock Rise Time 90 200 400 ns tch Cl 2 2 tc Clock Low Data In Setup Time 90 20 40 60 ns tch DD 2 3 Data In Robid Time 20 40 60 ns ns tp DD 3 Data In Rise Time 30 50 1 1 μ μs tp DHD 2 4 Tri Data In Fall Time 0.05 1 1 μ μs tp DHD 2 5 Tri Data In Fall Time 0.05 1 1 μ μs tp DH 2	tshch	t _{CSS2}	S Not Active Setup Time	90		200		400		ns
Chast S Not Active Hold Time 90 200 400 ns t _{CH} ¹ t _{CLH} Clock High Time 90 200 400 ns t _{CL} 1 t _{CLL} Clock Low Time 90 200 400 ns t _{CLCH} ² t _{RC} Clock Rise Time 0.05 1 1 1 μs t _{CHCL} ² t _{FC} Clock Fall Time 0.05 1 1 1 μs t _{CHCL} ² t _{FC} Clock Fall Time 0.05 1 1 1 μs t _{CHDL} 1 t _{DSU} Data In Setup Time 20 40 60 ns t _{CHDL} 2 t _{RI} Data In Rall Time 30 50 1 1 μs t _{DLDH} 2 t _{RI} Data In Fall Time 0.05 1 1 1 μs t _{DLDH} 2 t _{RI} Data In Fall Time 70 140 350 ns t _{HLCH} Clock Low Hold Time after HOLD Active 40 90	tsHSL	t _{CS}	S Deselect Time	100		200		300		ns
t _{CH} 1 t _{CLH} Clock High Time 90 200 400 ns t _{CL} 1 t _{CLL} 2 t _{CLC} 1 Clock Low Time 90 200 400 ns t _{CLCH} 2 t _{RC} Clock Rise Time 0.05 1 1 1 µs t _{CHCL} 2 t _{FC} Clock Fall Time 0.05 1 1 1 µs t _{DHCL} 2 t _{FC} Clock Fall Time 20 40 60 ns t _{CHDX} t _{DH} Data In Setup Time 20 40 60 ns t _{CHDX} 2 t _{RI} Data In Rise Time 30 50 1 1 µs t _{DHDL} 2 t _{FI} Data In Fall Time 0.05 1 1 1 µs t _{HHCH} Clock Low Hold Time after HOLD Active 70 140 350 ns t _{HLCH} Clock High Set-up Time before HOLD Active 40 90 200 ns t _{CHH} Clock High Set-up Time before HOLD Active 60	t _{CHSH}	tcsH	S Active Hold Time	90		200		400		ns
t _{CL} 1 t _{CLL} Clock Low Time 90 200 400 ns t _{CLCH} 2 t _{RC} Clock Rise Time 0.05 1 1 μs t _{CHCL} 2 t _{FC} Clock Fall Time 0.05 1 1 μs t _{DVCH} t _{DSU} Data In Setup Time 20 40 60 ns t _{CHDX} t _{DH} Data In Hold Time 30 50 100 ns t _{DLDH} 2 t _{RI} Data In Rise Time 0.05 1 1 μ t _{DHDL} 2 t _{RI} Data In Fall Time 0.05 1 1 μ t _{HHCH} Clock Low Hold Time after HOLD not Active 70 140 350 ns t _{HLCH} Clock Low Hold Time after HOLD Active 40 90 200 ns t _{CHHL} Clock High Set-up Time before HOLD Active 60 120 250 ns t _{CHHL} Clock High Set-up Time before HOLD Active 60 120 250 500 ns	tchsl		S Not Active Hold Time	90		200		400		ns
tCLCH² tRC Clock Rise Time 0.05 1 1 μs tCHCL² tFC Clock Fall Time 0.05 1 1 μs tDVCH tDSU Data In Setup Time 20 40 60 ns tCHDX tDH Data In Hold Time 30 50 100 ns tDLDH² tRI Data In Rise Time 0.05 1 1 1 μs tDHDL² tFI Data In Fall Time 0.05 1 1 1 μs tHHCH Clock Low Hold Time after HOLD not Active 70 140 350 ns tHLCH Clock Low Hold Time after HOLD Active 40 90 200 ns tCHHL Clock High Set-up Time before HOLD Active 60 120 250 ns tCHHL Clock High Set-up Time before HOLD Not Active 60 120 250 500 ns tSHAGZ² tDIS Output Disable Time 100 250 500 ns </td <td>t_{CH} ¹</td> <td>tclh</td> <td>Clock High Time</td> <td>90</td> <td></td> <td>200</td> <td></td> <td>400</td> <td></td> <td>ns</td>	t _{CH} ¹	tclh	Clock High Time	90		200		400		ns
tCHCL² tFC Clock Fall Time 0.05 1 1 μs tDVCH tDSU Data In Setup Time 20 40 60 ns tCHDX tDH Data In Hold Time 30 50 100 ns tDLDH² tRI Data In Rise Time 0.05 1 1 1 μs tDHDL² tFI Data In Fall Time 0.05 1 1 1 μs tDHDL² tFI Data In Fall Time 0.05 1 1 1 μs tHHCH Clock Low Hold Time after HOLD not Active 40 90 200 ns tCHHL Clock Low Hold Time after HOLD Active 40 90 200 ns tCHHL Clock High Set-up Time before HOLD Active 60 120 250 ns tSHQZ² tDIS Output Disable Time 100 250 500 ns tCLQY tV Clock Low to Output Valid 60 150 380 ns <td>t_{CL} 1</td> <td>t_{CLL}</td> <td>Clock Low Time</td> <td>90</td> <td></td> <td>200</td> <td></td> <td>400</td> <td></td> <td>ns</td>	t _{CL} 1	t _{CLL}	Clock Low Time	90		200		400		ns
tDVCH tDSU Data In Setup Time 20 40 60 ns tCHDX tDH Data In Hold Time 30 50 100 ns tDLDH² tRI Data In Rise Time 0.05 1 1 μs tDHDL² tFI Data In Fall Time 0.05 1 1 μs tDHDL² tFI Data In Rise Time 0.05 1 1 μs tDHDL² tFI Data In Rise Time 0.05 1 1 μs tHHCH Clock Low Hold Time after HOLD Active 70 140 350 ns tCHH Clock High Set-up Time before HOLD Active 40 90 200 ns tCHHL Clock High Set-up Time before HOLD Active 60 120 250 ns tCHHL Clock High Set-up Time before HOLD Active 60 120 250 ns tSHOZ² tDIS Output Disable Time 100 250 500 ns tCLQV tV Clock Low	t _{CLCH} ²	t _{RC}	Clock Rise Time		0.05		1		1	μs
tCHDX tDH Data In Hold Time 30 50 100 ns tDLDH ² tRI Data In Rise Time 0.05 1 1 μs tDHDL ² tFI Data In Fall Time 0.05 1 1 μs tDHDL ² tFI Data In Fall Time 0.05 1 1 μs tDHDL ² tFI Data In Rise Time 0.05 1 1 μs tDHDL ² tFI Data In Rise Time 0.05 1 1 μs tHHCH Clock Low Hold Time after HOLD Active 40 90 20 0 ns tCHL Clock Hold Set-up Time before HOLD Active 40 90 200 ns tCHHL Clock High Set-up Time before HOLD Active 60 120 250 ns tSHOZ ² tDIS Output Disable Time 100 250 500 ns tCLQY tV Clock Low to Output Valid 60 150 380 ns tQLQ	t _{CHCL} ²	t _{FC}	Clock Fall Time		0.05		1		1	μs
tDLDH ² tRI Data In Rise Time 0.05 1 1 μs tDHDL ² tFI Data In Fall Time 0.05 1 1 μs tHHCH Clock Low Hold Time after HOLD not Active 70 140 350 ns tHLCH Clock Low Hold Time after HOLD Active 40 90 200 ns tCHHL Clock High Set-up Time before HOLD Active 60 120 250 ns tCHHH Clock High Set-up Time before HOLD not Active 60 120 250 ns tSHOZ ² tDIS Output Disable Time 100 250 500 ns tCLQV tV Clock Low to Output Valid 60 150 380 ns tCLQV tV Clock Low to Output Valid 60 150 0 ns tQLQY tRO Output Hold Time 0 0 0 ns tQLQA tRO Output Rise Time 50 100 200 ns tQHQLQ ²	t _{DVCH}	t _{DSU}	Data In Setup Time	20		40		60		ns
tDHDL² tFI Data In Fall Time 0.05 1 1 μs tHHCH Clock Low Hold Time after HOLD not Active 70 140 350 ns tHLCH Clock Low Hold Time after HOLD Active 40 90 200 ns tCHHL Clock High Set-up Time before HOLD Active 60 120 250 ns tCHHH Clock High Set-up Time before HOLD Active 60 120 250 ns tSHOZ² tDIS Output Disable Time 100 250 500 ns tCLQV tV Clock Low to Output Valid 60 150 380 ns tCLQX tHO Output Hold Time 0 0 0 ns tQLQH² tRO Output Rise Time 50 100 200 ns tQHQL² tFO Output Fall Time 50 100 250 ns tHLQX² tLZ HOLD High to Output Low-Z 50 100 250 ns tHLQZ² <	tCHDX	t _{DH}	Data In Hold Time	30		50		100		ns
theory Clock Low Hold Time after HOLD not Active 70 140 350 ns theory Clock Low Hold Time after HOLD Active 40 90 200 ns tchhl Clock High Set-up Time before HOLD Active 60 120 250 ns tchhh Clock High Set-up Time before HOLD not Active 60 120 250 ns tshQz² tbis Output Disable Time 100 250 500 ns tclQV ty Clock Low to Output Valid 60 150 380 ns tclQX tho Output Hold Time 0 0 0 ns tQLQH² tRO Output Rise Time 50 100 200 ns tQHQL² tFO Output Fall Time 50 100 250 ns tHQX² tLZ HOLD High to Output Low-Z 50 100 250 ns tHLQZ² tHZ HOLD Low to Output High-Z 100 250 500 ns	t _{DLDH} ²	t _{RI}	Data In Rise Time		0.05		1		1	μs
tHHCH Active 70 140 350 ns tHLCH Clock Low Hold Time after HOLD Active 40 90 200 ns tCHHL Clock High Set-up Time before HOLD Active 60 120 250 ns tCHHH Clock High Set-up Time before HOLD not Active 60 120 250 ns tSHQZ² tDIS Output Disable Time 100 250 500 ns tCLQV tV Clock Low to Output Valid 60 150 380 ns tCLQX tHO Output Hold Time 0 0 0 ns tQLQH² tRO Output Rise Time 50 100 200 ns tHHQX² tLZ HOLD High to Output Low-Z 50 100 250 ns tHLQZ² tHZ HOLD Low to Output High-Z 100 250 500 ns	t _{DHDL} ²	t _{FI}	Data In Fall Time		0.05		1		1	μs
tchhl Clock High Set-up Time before HOLD Active 60 120 250 ns tchhh Clock High Set-up Time before HOLD not Active 60 120 250 ns tshqz² tpis Output Disable Time 100 250 500 ns tclqv tv Clock Low to Output Valid 60 150 380 ns tclqx tho Output Hold Time 0 0 0 ns tqlqh tro Output Rise Time 50 100 200 ns tqlql tro Output Fall Time 50 100 200 ns thlqq tlz HOLD High to Output Low-Z 50 100 250 ns thlqq thz HOLD Low to Output High-Z 100 250 500 ns	tннсн			70		140		350		ns
tCHHL Active 60 120 250 Its tCHHH Clock High Set-up Time before HOLD not Active 60 120 250 ns tSHQZ² tDIS Output Disable Time 100 250 500 ns tCLQV tV Clock Low to Output Valid 60 150 380 ns tCLQX tHO Output Hold Time 0 0 0 ns tQLQH² tRO Output Rise Time 50 100 200 ns tQHQL² tFO Output Fall Time 50 100 200 ns tHHQX² tLZ HOLD High to Output Low-Z 50 100 250 ns tHLQZ² tHZ HOLD Low to Output High-Z 100 250 500 ns	tHLCH		Clock Low Hold Time after HOLD Active	40		90		200		ns
tCHHH not Active 60 120 250 118 tSHQZ² tDIS Output Disable Time 100 250 500 ns tCLQV tV Clock Low to Output Valid 60 150 380 ns tCLQX tHO Output Hold Time 0 0 0 ns tQLQH² tRO Output Rise Time 50 100 200 ns tQHQL² tFO Output Fall Time 50 100 200 ns tHHQX² tLZ HOLD High to Output Low-Z 50 100 250 ns tHLQZ² tHZ HOLD Low to Output High-Z 100 250 500 ns	tCHHL			60		120		250		ns
t_{CLQV} t_V Clock Low to Output Valid60150380ns t_{CLQX} t_{HO} Output Hold Time0000ns t_{QLQH}^2 t_{RO} Output Rise Time50100200ns t_{QHQL}^2 t_{FO} Output Fall Time50100200ns t_{HHQX}^2 t_{LZ} t_{HOLD} High to Output Low-Z50100250ns t_{HLQZ}^2 t_{HZ} t_{HOLD} Low to Output High-Z100250500ns	tсннн			60		120		250		ns
t_{CLQX} t_{HO} Output Hold Time000ns t_{QLQH}^2 t_{RO} Output Rise Time50100200ns t_{QHQL}^2 t_{FO} Output Fall Time50100200ns t_{HHQX}^2 t_{LZ} \overline{HOLD} High to Output Low-Z50100250ns t_{HLQZ}^2 t_{HZ} \overline{HOLD} Low to Output High-Z100250500ns	t _{SHQZ} ²	t _{DIS}	Output Disable Time		100		250		500	ns
t_{QLQH}^2 t_{RO} Output Rise Time50100200ns t_{QHQL}^2 t_{FO} Output Fall Time50100200ns t_{HHQX}^2 t_{LZ} \overline{HOLD} High to Output Low-Z50100250ns t_{HLQZ}^2 t_{HZ} \overline{HOLD} Low to Output High-Z100250500ns	t _{CLQV}	t _V	Clock Low to Output Valid		60		150		380	ns
t_{QHQL}^2 t_{FO} Output Fall Time50100200ns t_{HHQX}^2 t_{LZ} \overline{HOLD} High to Output Low-Z50100250ns t_{HLQZ}^2 t_{HZ} \overline{HOLD} Low to Output High-Z100250500ns	t _{CLQX}	t _{HO}	Output Hold Time	0		0		0		ns
t_{HHQX}^2 t_{LZ} \overline{HOLD} High to Output Low-Z50100250ns t_{HLQZ}^2 t_{HZ} \overline{HOLD} Low to Output High-Z100250500ns	t _{QLQH} ²	t _{RO}	Output Rise Time		50		100		200	ns
t _{HLQZ} ² t _{HZ} HOLD Low to Output High-Z 100 250 500 ns	t _{QHQL} ²	t _{FO}	Output Fall Time		50		100		200	ns
	t _{HHQX} ²	t _{LZ}	HOLD High to Output Low-Z		50		100		250	ns
tw twc Write Time 10 10 10 ms	t _{HLQZ} ²	t _{HZ}	HOLD Low to Output High-Z		100		250		500	ns
	t _W	twc	Write Time		10		10		10	ms

Note: 1. t_{CH} + t_{CL} ≥ 1 / f_C.
2. Value guaranteed by characterization, not 100% tested in production.

Figure 14. Serial Input Timing




Figure 15. Hold Timing





Figure 16. Output Timing



SO8 (200 mil width)

SO8 (150 mil width) DL⁵ TSSOP14 (169 mil width)

MW MN^4




Table 13. Ordering Information Scheme

Note: 1. Temperature range available only on request.

- 2. Produced with High Reliability Certified Flow (HRCF), in V_{CC} range 4.5 V to 5.5 V only.

 3. The -R version (V_{CC} range 1.8 V to 3.6 V) only available in temperature ranges 5 or 1.
- 4. SO8, 150 mil width, package is available for the M95128 series only
- 5. TSSOP14, 169 mil width, package is available for the M95128 series only.


ORDERING INFORMATION

The notation used for the device number is as shown in Table 13. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST Sales Office.

Table 14. PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame

Symb.		mm		inches		
	Тур.	Min.	Max.	Тур.	Min.	Max.
А		3.90	5.90		0.154	0.232
A1		0.49	_		0.019	_
A2		3.30	5.30		0.130	0.209
В		0.36	0.56		0.014	0.022
B1		1.15	1.65		0.045	0.065
С		0.20	0.36		0.008	0.014
D		9.20	9.90		0.362	0.390
Е	7.62	_	_	0.300	_	_
E1		6.00	6.70		0.236	0.264
e1	2.54	_	_	0.100	_	_
eA		7.80	_		0.307	_
eB			10.00			0.394
L		3.00	3.80		0.118	0.150
N	8				8	






Note: 1. Drawing is not to scale.

Table 15. SO8 - 8 lead Plastic Small Outline, 150 mils body width

Symb.		mm		inches		
	Тур.	Min.	Max.	Тур.	Min.	Max.
А		1.35	1.75		0.053	0.069
A1		0.10	0.25		0.004	0.010
В		0.33	0.51		0.013	0.020
С		0.19	0.25		0.007	0.010
D		4.80	5.00		0.189	0.197
E		3.80	4.00		0.150	0.157
е	1.27	-	_	0.050	-	_
Н		5.80	6.20		0.228	0.244
h		0.25	0.50		0.010	0.020
L		0.40	0.90		0.016	0.035
α		0°	8°		0°	8°
N		8			8	
СР			0.10			0.004


Figure 18. SO8 narrow (MN)




Note: 1. Drawing is not to scale.

Table 16. SO8 - 8 lead Plastic Small Outline, 200 mils body width

Symb.		mm		inches		
	Тур.	Min.	Max.	Тур.	Min.	Max.
А			2.03			0.080
A1		0.10	0.25		0.004	0.010
A2			1.78			0.070
В		0.35	0.45		0.014	0.018
С	0.20	_	_	0.008	_	-
D		5.15	5.35		0.203	0.211
E		5.20	5.40		0.205	0.213
е	1.27	-	-	0.050	-	-
Н		7.70	8.10		0.303	0.319
L		0.50	0.80		0.020	0.031
α		0°	10°		0°	10°
N		8	•		8	
СР			0.10			0.004






Note: 1. Drawing is not to scale.

Table 17. TSSOP14 - 14 lead Thin Shrink Small Outline

Cumb		mm			inches		
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.	
А			1.10			0.043	
A1		0.05	0.15		0.002	0.006	
A2		0.85	0.95		0.033	0.037	
В		0.19	0.30		0.007	0.012	
С		0.09	0.20		0.004	0.008	
D		4.90	5.10		0.193	0.197	
E		6.25	6.50		0.246	0.256	
E1		4.30	4.50		0.169	0.177	
е	0.65	_	-	0.026	-	_	
L		0.50	0.70		0.020	0.028	
α		0°	8°		0°	8°	
N		14	<u> </u>		14		
СР			0.08			0.003	



Note: 1. Drawing is not to scale.

Table 18. Revision History

Date	Description of Revision
17-Nov-1999	New -V voltage range added (including the tables for DC characteristics, AC characteristics, and ordering information).
07-Feb-2000	New -V voltage range extended to M95256 (including AC characteristics, and ordering information).
22-Feb-2000	tCLCH and tCHCL, for the M95xxx-V, changed from 1us to 100ns
15-Mar-2000	-V voltage range changed to 2.7-3.6V

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 2000 STMicroelectronics - All Rights Reserved

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.