

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

EXTENDED COMMON-MODE RS-485 TRANSCEIVERS

FEATURES

- **Common-Mode Voltage Range (−20 V to 25 V) More Than Doubles TIA/EIA-485 Requirement**
- \bullet **Receiver Equalization Extends Cable Length, Signaling Rate (HVD23, HVD24)**
- \bullet **Reduced Unit-Load for up to 256 Nodes**
- \bullet **Bus I/O Protection to Over 16-kV HBM**
- \bullet **Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions**
- \bullet **Low Standby Supply Current 1-**µ**A Max**
- \bullet **More Than 100 mV Receiver Hysteresis**

APPLICATIONS

- \bullet **Long Cable Solutions**
	- − **Factory Automation**
	- − **Security Networks**
	- − **Building HVAC**
- \bullet **Severe Electrical Environments**
	- − **Electrical Power Inverters**
	- − **Industrial Drives**
	- − **Avionics**

DESCRIPTION

The transceivers in the HVD2x family offer performance far exceeding typical RS−485 devices. In addition to meeting all requirements of the TIA/EIA−485−A standard, the HVD2x family operates over an extended range of common-mode voltage, and has features such as high ESD protection, wide receiver hysteresis, and failsafe operation. This family of devices is ideally suited for long-cable networks, and other applications where the environment is too harsh for ordinary transceivers.

These devices are designed for bidirectional data transmission on multipoint twisted-pair cables. Example applications are digital motor controllers, remote sensors and terminals, industrial process control, security stations, and environmental control systems.

These devices combine a 3-state differential driver and a differential receiver, which operate from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected internally to form a differential bus port that offers minimum loading to the bus. This port features an extended common-mode voltage range making the device suitable for multipoint applications over long cable runs.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (continued)

The 'HVD20 provides high signaling rate (up to 25 Mbps) for interconnecting networks of up to 64 nodes.

The 'HVD21 allows up to 256 connected nodes at moderate data rates (up to 5 Mbps). The driver output slew rate is controlled to provide reliable switching with shaped transitions which reduce high-frequency noise emissions.

The 'HVD22 has controlled driver output slew rate for low radiated noise in emission-sensitive applications and for improved signal quality with long stubs. Up to 256 'HVD22 nodes can be connected at signaling rates up to 500 kbps.

The 'HVD23 implements receiver equalization technology for improved jitter performance on differential bus applications with data rates up to 25 Mbps at cable lengths up to 160 meters.

The 'HVD24 implements receiver equalization technology for improved jitter performance on differential bus applications with data rates in the range of 1 Mbps to 10 Mbps at cable lengths up to 1000 meters.

The receivers also include a failsafe circuit that provides a high-level output within 250 microseconds after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or the absence of any active transmitters on the bus. This feature prevents noise from being received as valid data under these fault conditions. This feature may also be used for Wired-Or bus signaling.

The SN65HVD2X devices are characterized for operation over the temperature range of −40°C to 85°C.

PRODUCT SELECTION GUIDE

(1) Distance and signaling rate predictions based upon Belden 3105A cable and 15% eye pattern jitter.

AVAILABLE OPTIONS

(1) Add R suffix for taped and reeled carriers.

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

DRIVER FUNCTION TABLE

H = high level, L = low level, $X = don't$ care, $Z = high$ impedance (off), $? = indeterminate$

RECEIVER FUNCTION TABLE

 $H = high level$, L= low level, Z = high impedance (off)

NOTE A: If the differential input V_{ID} remains within the transition range for more than 250 µs, the integrated failsafe circuitry detects a bus fault, and set the receiver output to a high state. See Figure 15.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

(5) Tested in accordance with JEDEC Standard 22, Test Method A115-A.

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

POWER DISSIPATION RATINGS

(1) In accordance with the Low-K thermal metric definitions of EIA/JESD51−3.

(2) In accordance with the High-K thermal metric definitions of EIA/JESD51−7.

(3) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

THERMAL CHARACTERISTICS

RECOMMENDED OPERATING CONDITIONS

(1) Maximum free-air temperature operation is allowed as long as the device recommended junction temperature is not exceeded.

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)(1)

(1) All typical values are at $V_{CC} = 5$ V and 25°C.

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

(1) All typical values are at $V_{CC} = 5$ V and 25°C.

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions

(1) All typical values are at 25°C.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

RECEIVER EQUALIZATION CHARACTERISTICS(1)

over recommended operating conditions

(1) The HVD20 and HVD21 do not have receiver equalization, but are specified for comparison.

(2) All typical values are at $V_{CC} = 5$ V, and temperature = 25°C.

SUPPLY CURRENT

over recommended operating conditions (unless otherwise noted)

EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS

PARAMETER MEASUREMENT INFORMATION

NOTES:

Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time < 6 ns, pulse rate 100 kHz, 50% duty cycle, $Z_0 = 50 \Omega$ (unless otherwise specified)

www.ti.com

TRUMENTS

Figure 1. Driver Test Circuit, V_{OD} and V_{OC} Without Common-Mode Loading

Figure 2. Driver Test Circuit, V_{OD} With Common-Mode Loading

Figure 3. Driver Switching Test Circuit and Waveforms

Figure 4. Driver V_{OC} Test Circuit and Waveforms

≈ **3.25 V**

≈ **1.75 V**

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

NOTE: V_{OD(RING)} is measured at four points on the output waveform, corresponding to overshoot and undershoot from the VOD(H) and VOD(L) steady state values.

Figure 5. VOD(RING) Waveform and Definitions

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

Figure 9. Driver Short-Circuit Test

Figure 10. Receiver DC Parameter Definitions

Figure 11. Receiver Switching Test Circuit and Waveforms

Figure 12. Receiver Enable Test Circuit and Waveforms, Data Output High

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

www.ti.com

ΔS TRUMENTS

Figure 14. Receiver Standby and Wake Test Circuit and Waveforms

Figure 15. Receiver Active Failsafe Definitions and Waveforms

PIN ASSIGNMENTS

LOGIC DIAGRAM

TYPICAL CHARACTERISTICS

Figure 21

−0.2 −0.1 0 0.1 0.2

VID − Differential Input Voltage − V

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

Figure 22

100 120 140 160 180 200

Cable Length − m

ــا 0
100

−1

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

APPLICATION INFORMATION

THEORY OF OPERATION

The HVD2x family of devices integrates a differential receiver and differential driver with additional features for improved performance in electrically-noisy, long-cable, or other fault-intolerant applications.

The receiver hysteresis (typically 130 mV) is much larger than found in typical RS-485 transceivers. This helps reject spurious noise signals which would otherwise cause false changes in the receiver output state.

Slew rate limiting on the driver outputs (SN65HVD21, 22, and 24) reduces the high-frequency content of signal edges. This decreases reflections from bus discontinuities, and allows longer stub lengths between nodes and the main bus line. Designers should consider the maximum signaling rate and cable length required for a specific application, and choose the transceiver best matching those requirements.

When DE is low, the differential driver is disabled, and the A and B outputs are in high-impedance states. When DE is high, the differential driver is enabled, and drives the A and B outputs according to the state of the D input.

When RE is high, the differential receiver output buffer is disabled, and the R output is in a high-impedance state. When \overline{RE} is low, the differential receiver is enabled, and the R output reflects the state of the differential bus inputs on the A and B pins.

If both the driver and receiver are disabled, (DE low and \overline{RE} high) then all nonessential circuitry, including auxiliary functions such as failsafe and receiver equalization is placed in a low-power standby state. This reduces power consumption to less than $5 \mu W$. When either enable input is asserted, the circuitry again becomes active.

In addition to the primary differential receiver, these devices incorporate a set of comparators and logic to implement an active receiver failsafe feature. These components determine whether the differential bus signal is valid. Whenever the differential signal is close to zero volts (neither high nor low), a timer initiates, If the differential input remains within the transition range for more than 250 microseconds, the timer expires and set the receiver output to the high state. If a valid bus input (high or low) is received at any time, the receiver output reflects the valid bus state, and the timer is reset.

Figure 25. Function Block Diagram

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

Figure 26. HVD22 Receiver Operation With 20-V Offset on Input Signal

Figure 27. Cable Attenuation Model for Jitter Measurements

SLLS552D − DECEMBER 2002 − REVISED APRIL 2005

INTEGRATED RECEIVER EQUALIZATION USING THE HVD23

Figure 28 illustrates the benefits of integrated receiver equalization as implemented in the HVD23 transceiver. In this test setup, a differential signal generator applied a signal voltage at one end of the cable, which was Belden 3105A twisted-pair shielded cable. The test signal was a pseudo-random bit stream (PRBS) of nonreturn-to-zero (NRZ) data. Channel 1 (top) shows the eye-pattern of the differential voltage at the receiver inputs (after the cable attenuation). Channel 2 (bottom) shows the output of the receiver.

Figure 28. HVD23 Receiver Performance at 25 Mbps Over 150 Meter Cable

INTEGRATED RECEIVER EQUALIZATION USING THE HVD24

Figure 29 illustrates the benefits of integrated receiver equalization as implemented in the HVD24 transceiver. In this test setup, a differential signal generator applied a signal voltage at one end of the cable, which was Belden 3105A twisted-pair shielded cable. The test signal was a pseudo-random bit stream (PRBS) of nonreturn-to-zero (NRZ) data. Channel 1 (top) shows the eye-pattern of the bit stream. Channel 2 (middle) shows the eye-pattern of the differential voltage at the receiver inputs (after the cable attenuation). Channel 3 (bottom) shows the output of the receiver.

Figure 29. HVD24 Receiver Performance at 5 Mbps Over 500 Meter Cable

NOISE CONSIDERATIONS FOR EQUALIZED RECEIVERS

The simplest way of overcoming the effects of cable losses is to increase the sensitivity of the receiver. If the maximum attenuation of frequencies of interest is 20 dB, increasing the receiver gain by a factor of ten compensates for the cable. However, this means that both signal and noise are amplified. Therefore, the receiver with higher gain is more sensitive to noise and it is important to minimize differential noise coupling to the equalized receiver.

Differential noise is crated when conducted or radiated noise energy generates more voltage on one line of the differential pair than the other. For this to occur from conducted or electric far-field noise, the impedance to ground of the lines must differ.

For noise frequency out to 50 MHz, the input traces can be treated as a lumped capacitance if the receiver is approximately 10 inches or less from the connector. Therefore, matching impedance of the lines is accomplished by matching the lumped capacitance of each.

The primary factors that affect the capacitance of a trace are in length, thickness, width, dielectric material, distance from the signal return path, stray capacitance, and proximity to other conductors. It is difficult to match each of the variables for each line of the differential pair exactly, but a reasonable effort to do so keeps the lines balanced and less susceptible to differential noise coupling.

Another source of differential noise is from near-field coupling. In this situation, an assumption of equal noise-source impedance cannot be made as in the far-field. Familiarly known as crosstalk, more energy from a nearby signal is coupled to one line of the differential pair. Minimization of this differential noise is accomplished by keeping the signal pair close together and physical separation from high-voltage, high-current, or high-frequency signals.

In summary, follow these guidelines in board layout for keeping differential noise to a minimum.

- \bullet Keep the differential input traces short.
- \bullet Match the length, physical dimensions, and routing of each line of the pair.
- \bullet Keep the lines close together.
- \bullet Match components connected to each line.
- \bullet Separate the inputs from high-voltage, high-frequency, or high-current signals.

JMENTS

www.ti.com 4-Nov-2005

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on

incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MPDI001A – JANUARY 1995 – REVISED JUNE 1999

- NOTES: A. All linear dimensions are in inches (millimeters).
	- B. This drawing is subject to change without notice.
	- C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright 2005, Texas Instruments Incorporated