

# CMOS 1.8 V to 5.5 V, 2.5 $\Omega$ 2:1 Mux/SPDT Switch in SC70 Package

Data Sheet ADG749

#### **FEATURES**

1.8 V to 5.5 V single supply 5  $\Omega$  (maximum) on resistance 0.75  $\Omega$  (typical) on resistance flatness Automotive temperature range:  $-40^{\circ}$ C to  $+125^{\circ}$ C -3 dB bandwidth > 200 MHz Rail-to-rail operation 6-lead SC70 package Fast switching times  $t_{ON} = 12$  ns

 $t_{\text{OFF}} = 6 \text{ ns}$  Typical power consumption (< 0.01  $\mu$ W) TTL/CMOS compatible

#### **APPLICATIONS**

Battery-powered systems
Communication systems
Sample-and-hold systems
Audio signal routing
Video switching
Mechanical reed relay replacement

#### **GENERAL DESCRIPTION**

The ADG749 is a monolithic CMOS SPDT switch. This switch is designed on a submicron process that provides low power dissipation yet gives high switching speed, low on resistance, and low leakage currents.


The ADG749 can operate from a single-supply range of 1.8 V to 5.5 V, making it ideal for use in battery-powered instruments and with the new generation of DACs and ADCs from Analog Devices, Inc.

Each switch of the ADG749 conducts equally well in both directions when on. The ADG749 exhibits break-before-make switching action.

Because of the advanced submicron process, –3 dB bandwidths of greater than 200 MHz can be achieved.

The ADG749 is available in a 6-lead SC70 package.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **PRODUCT HIGHLIGHTS**

- 1. 1.8 V to 5.5 V Single-Supply Operation. The ADG749 offers high performance, including low on resistance and fast switching times, and is fully specified and guaranteed with 3 V and 5 V supply rails.
- 2. Very Low  $R_{ON}$  (5  $\Omega$  Maximum at 5 V and 10  $\Omega$  Maximum at 3 V). At 1.8 V operation,  $R_{ON}$  is typically 40  $\Omega$  over the temperature range.
- 3. Automotive Temperature Range: -40°C to +125°C.
- 4. On Resistance Flatness ( $R_{FLAT(ON)}$ ) (0.75  $\Omega$  typical).
- 5. -3 dB Bandwidth > 200 MHz.
- Low Power Dissipation. CMOS construction ensures low power dissipation.
- 7. Fast ton/toff.
- 8. Tiny, 6-lead SC70 Package.

# **TABLE OF CONTENTS**

catures	••
Applications	1
Functional Block Diagram	
General Description	]
Product Highlights	:
Revision History	
Specifications	
Absolute Maximum Ratings	
ESD Caution	
Pin Configuration and Function Descriptions	

Terminology	
Typical Performance Characteristics	
Test Circuits	10
Applications Information	11
ADG749 Supply Voltages	11
On Response vs. Frequency	11
Off Isolation	11
Outline Dimensions	12
Ordering Guide	12

#### **REVISION HISTORY**

#### 12/11—Rev. B to Rev. C

Deleted Endnote 1 from Leakage Currents Parameter, Table 1 . 3 Deleted Endnote 1 from Leakage Currents Parameter, Table 2 . 4

#### 10/09—Rev. A to Rev. B

Updated Format	Universal
Added Pb-Free Information to Table 3	5
Added Table 4	6
Updated Outline Dimensions	12
Changes to Ordering Guide	12

#### 7/02—Rev. 0 to Rev. A.

Changes to Features	1
Additions to Product Highlights	1
Changes to Specifications	
Edits to Absolute Maximum Ratings	4
Changes to Terminology	
Edits to Ordering Guide	4
Added new TPCs 4 and 5	
Added TPC 10	6
Test Circuits 6, 7, and 8 replaced	
Updated KS-6 Package Drawing	

#### 1/01—Revision 0: Initial Version

# **SPECIFICATIONS**

 $V_{DD}$  = 5 V  $\pm$  10% and GND = 0 V;  $T_A \!\!= -40^{\circ} C$  to +125°C unless otherwise stated.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (R <sub>ON</sub> )	2.5			Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA};$
	5	6	7	Ωmax	see Figure 13
On Resistance Match Between					_
Channels (ΔR <sub>ON</sub> )		0.1		Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$
		0.8	0.8	Ω max	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.75			Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$
		1.2	1.5	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 5.5 \text{ V}$
Source Off Leakage Is (Off)	±0.01			nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V};$
	±0.25	±0.35	1	nA max	see Figure 14
Channel On Leakage ID, Is (On)	±0.01			nA typ	$V_S = V_D = 1 \text{ V or } V_S = V_D = 4.5 \text{ V};$
	±0.25	±0.35	5	nA max	see Figure 15
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.4	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
			±0.1	μA max	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	7			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			12	ns max	V <sub>s</sub> = 3 V; see Figure 16
toff	3			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			6	ns max	V <sub>S</sub> = 3 V; see Figure 16
Break-Before-Make Time Delay, t <sub>□</sub>	8			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ,
			1	ns min	$V_{S1} = V_{S2} = 3 \text{ V}$ ; see Figure 17
Off Isolation	-67			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-87			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 18
Channel-to-Channel Crosstalk	-62			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 19
Bandwidth –3 dB	200			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 20
C <sub>s</sub> (Off)	7			pF typ	
$C_D$ , $C_S$ (On)	27			pF typ	
POWER REQUIREMENTS					V <sub>DD</sub> = 5.5 V
					Digital inputs = 0 V or 5.5 V
$I_{DD}$	0.001			μA typ	
			1.0	μA max	

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, not subject to production test.

 $V_{DD}$  = 3 V  $\pm$  10% and GND = 0 V;  $T_{A}\text{=}-40^{\circ}\text{C}$  to +125°C unless otherwise stated

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance (RoN)	6	7		Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA};$
		10	12	Ω max	see Figure 13
On Resistance Match Between					
Channels (ΔR <sub>ON</sub> )		0.1		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$
		0.8	0.8	Ω max	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )		2.5		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					V <sub>DD</sub> = 3.3 V
Source Off Leakage IS (Off)	±0.01			nA typ	$V_S = 3 \text{ V}/1 \text{ V}, V_D = 1 \text{ V}/3 \text{ V};$
	±0.25	±0.35	1	nA max	see Figure 14
Channel On Leakage ID, Is (On)	±0.01			nA typ	$V_S = V_D = 1 \text{ V or } V_S = V_D = 3 \text{ V};$
	±0.25	±0.35	5	nA max	see Figure 15
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2.0		V min	
Input Low Voltage, V <sub>INL</sub>		0.8		V max	
Input Current					
linl or linh	0.005			μA typ	$V_{IN} = V_{INL} \text{ or } V_{INH}$
			±0.1	μA max	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
ton	10			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			15	ns max	$V_S = 2 V$ ; see Figure 16
toff	4			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			8	ns max	V <sub>s</sub> = 2 V; see Figure 16
Break-Before-Make Time Delay,	8			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
t <sub>D</sub>					
			1	ns min	$V_{S1} = V_{S2} = 2 \text{ V}$ ; see Figure 17
Off Isolation	-67			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-87			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 18
Channel-to-Channel Crosstalk	-62			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$
	-82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 19
Bandwidth –3 dB	200			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 20
C <sub>s</sub> (Off)	7			pF typ	, , , ,
C <sub>D</sub> , C <sub>S</sub> (On)	27			pF typ	
POWER REQUIREMENTS				1 71	V <sub>DD</sub> = 3.3 V
					Digital inputs = 0 V or 3.3 V
$I_{DD}$	0.001			μΑ typ	
		ı	ı	1 62. 37 6	1

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design, not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C unless otherwise noted.

Table 3.

Table 3.	
Parameter	Ratings
V <sub>DD</sub> to GND	−0.3 V to +7 V
Analog, Digital Input <sup>1</sup>	$-0.3$ V to $V_{DD}$ + $0.3$ V or 30 mA, whichever occurs first
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle max)
Continuous Current, S or D	30 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
SC70 Package, Power	315 mW
Dissipation	
$\theta_{JA}$ Thermal Impedance	332°C/W
$\theta_{JC}$ Thermal Impedance	120°C/W
Lead Temperature, Soldering	
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
Pb-free Reflow Soldering	
Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	10 sec to 40 sec

<sup>&</sup>lt;sup>1</sup>Overvoltage at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

**Table 4. Pin Function Descriptions** 

Pin Number	Mnemonic	Description
1	IN	Digital control input pin.
2	$V_{DD}$	Most positive power supply pin.
3	GND	Ground (0 V) reference pin.
4	S1	Source terminal of the multiplexer. Can be used as input or output.
5	D	Drain terminal of the multiplexer. Can be used as input or output.
6	S2	Source terminal of the multiplexer. Can be used as input or output.

#### **Table 5. Truth Table**

ADG749 IN	Switch S1	Switch S2
0	ON	OFF
1	OFF	ON

## **TERMINOLOGY**

#### Ron

Ohmic resistance between D and S.

#### $\Delta R_{ON}$

On resistance match between any two channels, such as:  $R_{\rm ON}$  max -  $R_{\rm ON}$  min.

#### R<sub>FLAT(ON)</sub>

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

#### Is (Off)

Source leakage current with the switch off.

#### $I_D$ , $I_S$ (On)

Channel leakage current with the switch on.

#### $V_D(V_S)$

Analog voltage on Terminals D and S.

#### Cs (Off)

Off switch source capacitance.

#### $C_D$ , $C_S$ (On)

On switch capacitance.

#### **Insertion Loss**

Loss due to on resistance of the switch.

#### ton

Delay between applying the digital control input and the output switching on.

#### tore

Delay between applying the digital control input and the output switching off.

#### $\mathbf{t}_{\mathrm{D}}$

Off time or on time measured between the 90% points of both switches, when switching from one address state to another.

#### Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### Off Isolation

A measure of unwanted signal coupling through an off switch.

#### Bandwidth

The frequency at which the output is attenuated by -3 dBs.

#### On Response

The frequency response of the on switch.

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On Resistance vs.  $V_D$  ( $V_S$ ) Single Supplies




Figure 4. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperature,  $V_{DD} = 3 V$ 




Figure 5. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures,  $V_{DD} = 5 \text{ V}$ 




Figure 6. Leakage Currents vs. Temperature




Figure 7. Leakage Currents vs. Temperature




Figure 8. Supply Current vs. Input Switching Frequency




Figure 9. Off Isolation vs. Frequency




Figure 10. Crosstalk vs. Frequency




Figure 11. On Response vs. Frequency






Figure 12. Charge Injection vs. Source Voltage

## **TEST CIRCUITS**








Figure 13. On Resistance

Figure 14. Off Leakage

Figure 15. On Leakage




Figure 16. Switching Times







Figure 17. Break-Before-Make Time Delay,  $t_D$ 







 $\label{eq:out_volume} \text{INSERTION LOSS} = 20 \log \frac{V_{OUT} \text{ WITH SWITCH}}{V_{OUT} \text{ WITHOUT SWITCH}} \ \, \frac{\%}{2} \, \, \frac{1}{2} \, \frac{1}{$ 

Figure 18. Off Isolation

Figure 19. Channel-to-Channel Crosstalk

Figure 20. Bandwidth

### APPLICATIONS INFORMATION

The ADG749 belongs to Analog Devices' new family of CMOS switches. This series of general-purpose switches has improved switching times, offering lower on resistance, higher bandwidths, low power consumption, and low leakage currents.

#### **ADG749 SUPPLY VOLTAGES**

Functionality of the ADG749 extends from 1.8 V to 5.5 V single supply, which makes it ideal for battery-powered instruments, where power efficiency and performance are important design parameters.

It is important to note that the supply voltage affects the input signal range, the on resistance, and the switching times of the part. By taking a look at the typical performance characteristics and the specifications, the effects of the power supplies can be clearly seen.

For  $V_{DD}$  = 1.8 V operation,  $R_{ON}$  is typically 40  $\Omega$  over the temperature range.

#### ON RESPONSE VS. FREQUENCY

Figure 21 illustrates the parasitic components that affect the ac performance of CMOS switches (the switch is shown surrounded by a box). Additional external capacitances will further degrade some performance. These capacitances affect feedthrough, crosstalk, and system bandwidth.




Figure 21. Switch Represented by Equivalent Parasitic Components

The transfer function that describes the equivalent diagram of the switch (Figure 21) is of the form A(s) shown below.

$$A(s) = R_{T} \left[ \frac{s(R_{ON} \ C_{DS}) + 1}{s(R_{T} \ R_{ON} \ C_{DS}) + 1} \right]$$

where:

$$R_T = R_{LOAD}/(R_{LOAD} + R_{ON})$$

$$C_T = C_{LOAD} + C_D + C_{DS}$$

The signal transfer characteristic is dependent on the switch channel capacitance,  $C_{DS}$ . This capacitance creates a frequency

zero in the numerator of the transfer function A(s). Because the switch on resistance is small, this zero usually occurs at high frequencies. The bandwidth is a function of the switch output capacitance combined with  $C_{DS}$  and the load capacitance. The frequency pole corresponding to these capacitances appears in the denominator of A(s).

The dominant effect of the output capacitance,  $C_D$ , causes the pole breakpoint frequency to occur first. Therefore, in order to maximize bandwidth, a switch must have a low input and output capacitance and low on resistance. The on response vs. frequency plot for the ADG749 is shown in Figure 11.

#### **OFF ISOLATION**

Off isolation is a measure of the input signal coupled through an off switch to the switch output. The capacitance,  $C_{DS}$ , couples the input signal to the output load when the switch is off, as shown in Figure 22.




Figure 22. Off Isolation is Affected by External Load Resistance and Capacitance

The larger the value of CDS, the larger the values of feed-through that will be produced. The typical performance characteristic graph of Figure 9 illustrates the drop in off isolation as a function of frequency. From dc to roughly 200 kHz, the switch shows better than –95 dB isolation. Up to frequencies of 10 MHz, the off isolation remains better than –67 dB. As the frequency increases, more and more of the input signal is coupled through to the output. Off isolation can be maximized by choosing a switch with the smallest CDS possible. The values of load resistance and capacitance also affect off isolation, since they contribute to the coefficients of the poles and zeros in the transfer function of the switch when open.

$$A(s) = \left[ \frac{s(R_{LOAD} C_{DS})}{s(R_{LOAD})(C_{LOAD} + C_D + C_{DS}) + 1} \right]$$

# **OUTLINE DIMENSIONS**




Figure 23. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature range	Package Description	Package Option	Branding <sup>2</sup>
ADG749BKSZ-R2	−40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	S1M
ADG749BKSZ-REEL	−40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	S1M
ADG749BKSZ-REEL7	-40°C to +125°C	6-Lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	S1M

<sup>&</sup>lt;sup>1</sup> Z= RoHS Compliant Part.

<sup>&</sup>lt;sup>2</sup> Branding on this package is limited to three characters due to space constraints.